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In this letter we demonstrate the operation of an analog small-signal amplifier based on
single-layer MoS2, a semiconducting analogue of graphene. Our device consists of two transistors
integrated on the same piece of single-layer MoS2. The high intrinsic band gap of 1.8 eV allows
MoS2-based amplifiers to operate with a room temperature gain of 4. The amplifier operation is
demonstrated for the frequencies of input signal up to 2 kHz preserving the gain higher than 1.
Our work shows that MoS2 can effectively amplify signals and that it could be used for
advanced analog circuits based on two-dimensional materials. VC 2012 American Institute of
Physics. [http://dx.doi.org/10.1063/1.4738986]
The limits of further miniaturization of silicon nanoelec-
tronic devices lead to an emerging development of novel
nanomaterials. It is anticipated that silicon complementary
metal-oxide semiconductor (CMOS) technology will reach
the scaling limit in the near future. Electronic materials, such
as semiconductor nanowires,1 carbon nanotubes,2 III-V com-
pound semiconductors,3 are proposed as promising candi-
dates to replace silicon in electronic devices. On the other
side, two-dimensional materials, such as graphene and
transition-metal chalcogenides, are attractive for novel nano-
electronic devices because, compared to working with one-
dimensional materials, it is relatively easy to tailor them in
desired shape and fabricate very complex structures from
them. Being just few angstroms thick, 2D materials are very
attractive for new generation transistors. Scaling theory pre-
dicts that short-channel effects, such as threshold voltage
roll-off, drain-induced barrier lowering, and impaired drain
current saturation, in field-effect transistors should be much
less pronounced in this case.4 Graphene,5 an atomically thin
two-dimensional sheet of graphite, is very promising because
of its extraordinary properties, such as high carrier mobility
up to 230 000 cm2/Vs (Ref. 6) and two-dimensional geome-
try that is at the ultimate limit in vertical device scaling. In
its pristine form, graphene does not have a bandgap that is of
crucial importance for realization of field-effect transistors
(FETs) with satisfactory on/off ratios. We have recently
shown7 that field-effect transistors based on monolayer MoS2
have room temperature mobility comparable to that of the
best graphene nanoribbons fabricated to date8 and strained
thin silicon films,9 with current on/off ratio higher than 108.
Single-layer MoS2, 6.5 A˚ thick, is a 2D direct gap semi-
conductor that can be exfoliated from bulk crystal using
scotch tape micromechanical cleavage,10 lithium intercala-
tion,11 or liquid exfoliation methods.12 Its energy bandgap of
1.8 eV (Ref. 13) makes it very suitable for nanoelectronic
applications, such as field-effect transistors,7 and devices
based on them, such as digital logic gates14 and analog
small-signal amplifiers. Single-layer MoS2 is also 30 times
stronger than steel15 which makes is suitable for use in flexi-
ble electronics. Additionally, by decreasing the number of
layers in MoS2 crystal stack down to monolayer, an indirect
bandgap of 1.2 eV converts to a direct one of 1.8 eV, giving
an opportunity for engineering new optoelectronic behaviors
and gives promise for new nanophotonic applications.16
Here, we demonstrate the realization of integrated volt-
age amplifier based on 2D semiconducting material MoS2
with voltage gain G higher than 1, making it suitable for
incorporation in analog circuits where amplification of small
AC signals is necessary. Thanks to its very high input impe-
dances, such amplifiers may be essential when dealing with
the high-impedance signal sources in new nanoelectronic
devices.
FIG. 1. Fabrication of single-layer MoS2 amplifiers. (a) Optical image of
monolayer MoS2 flakes deposited on top of a silicon chip with 270 nm thick
SiO2 layer. (b) Optical image of two field-effect transistors connected in se-
ries, fabricated on the upper flake shown in (a). (c) Cross-sectional view of a
field-effect transistor based on single-layer MoS2. Gold leads are used for
the source and drain electrodes. The silicon substrate was used as a back-
gate with the 270 nm SiO2 layer used as a dielectric. Top-gates were fabri-
cated with Cr/Au leads and 30-nm-thick HfO2 dielectric. Scale bars in (a)
and (b) are 10lm.
a)Author to whom correspondence should be addressed. Electronic mail:
andras.kis@epfl.ch.
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We start the fabrication of our transistors with scotch-
tape micromechanical exfoliation5 of single-layer MoS2 on
top of the degenerately doped silicon substrate covered with
270 nm thick SiO2, as shown in Fig. 1(a). This oxide thick-
ness has been shown to be the optimal one for optical detec-
tion of single-layer MoS2.
17 The resulting single-layer MoS2
is highly crystalline.18 Electrical leads for the source and
drain are fabricated using electron-beam lithography, fol-
lowed by evaporation of 90-nm-thick Au layer and standard
metal lift-off procedure in acetone. In order to decrease con-
tact resistance and remove resist residue, devices are
annealed in Ar/H2 atmosphere at 200
C for 2 h.19 After that,
devices are covered with 30-nm-thick layer of HfO2 depos-
ited by atomic layer deposition (ALD). ALD is performed in
a Beneq system using a reaction of H2O with tetrakis(ethyl-
methylamido)hafnium at 200 C. HfO2 has a dielectric con-
stant of 19 and acts as a top-gate dielectric. Finally,
another electron-beam step is performed for top gate electro-
des and followed by Cr/Au (10/50 nm) metallization. The
typical structure of our devices, in this particular case, com-
posed of two transistors connected in series is shown in Fig.
1(b). We have previously demonstrated that different devices
realized in the same geometry can perform digital logic oper-
ations.14 Cross-sectional view of a field-effect transistor
based on single-layer MoS2 is shown on Fig. 1(c).
Before connecting them in the amplifier circuit, we per-
form basic electrical characterization of our MoS2 transistors.
All electrical measurements are carried out using National
Instruments Digital Aquisition cards, a home-built shielded
probe station, and an Agilent E5270B parameter analyzer. In
Fig. 2 are shown electrical characteristics of one of our transis-
tors. The second transistor used for the realization of an inte-
grated amplifier presented in this letter has very similar
electrical characteristics, a prerequisite for operation in an elec-
trical circuit. All measurements are performed in the air at
room temperature. First, we applied drain-source bias Vds to a
pair of gold leads and back-gate voltage Vbg to the silicon sub-
strate which acts as a back-gate electrode, as it is highly
p-doped. These gating characteristics are presented in Fig. 2(a),
showing a typical behavior of FETs with an n-type channel.
Using the expression l ¼ ½dIds=dVbg  ½L=ðWCVdsÞ, where
L¼ 1.6lm is the channel length, W¼ 4.2lm is the channel
width, and C¼ 1.3 104 Fm2 is the back-gate capacitance
per unit area (C ¼ e0erd ; e0 ¼ 8:85 1012 Fm ; er ¼ 3:9; d¼ 270 nm), we extracted filed-effect mobility of 380 cm2/Vs.
This is still a lower limit of mobility as it is a two-contact
measurement and contact resistance is not excluded. Linear
FIG. 2. Electrical characterization of the field-effect transistors based on monolayer MoS2. (a) Ids-Vbg curves acquired for different drain-source biases, indi-
cating presence of n-type channel in our FET. Back-gate voltage is applied to the substrate and top-gate is disconnected. Extracted field-effect mobility from
two-contact measurement is 380 cm2/Vs. Inset: Ids-Vds curves for Vbg ranging from 3 to 5V. (b) Transfer characteristic of our FET for different source-
drain biases. The device can be turned-off by changing the top-gate voltage from 2 to 2V. The current on/off ratio is >2 106 and subtreshold swing is
500mV/dec. Inset: Ids-Vds curves recorded for different Vtg, with linear dependence clearly indicating ohmic gold contacts. Back-gate electrode is grounded.
FIG. 3. Transfer characteristic of the integrated MoS2 amplifier. (a) Sche-
matic drawing of integrated amplifier in common-source configuration. The
lower transistor acts as a “switch” and upper as a “load.” (b) Vertical cross-
section of the amplifier device from Fig. 1(b) with appropriate wire connec-
tions. (c) Transfer characteristic of the integrated amplifier realized with two
transistors on the same MoS2 flake. The “switch” transistor is first biased at
a certain DC gate bias to establish a desired drain current, shown as the “Q”-
point (quiescent point). At that point the “load” transistor has a certain
constant resistance and acts as an active resistor. A small AC signal of
amplitude DVin/2 is then superimposed on the gate bias of the “switch”
transistor, causing the output voltage to oscillate synchronously with a phase
difference of p.
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dependence of drain-source current Ids on bias voltage Vds
clearly indicates the ohmic character of our gold contacts
(Fig. 2(a) inset). The two-contact on-resistance is 25 kX for
Vbg¼ 5V and drain-source bias Vds¼ 100mV.
Local gate control of charge density in MoS2 channel of
our transistor is shown in Fig. 2(b). This is achieved via a
Cr/Au top gate where the role of top-gate dielectric is played
by a 30-nm-thick HfO2 ALD layer. During these measure-
ments, the back-gate is kept grounded. For drain-source bias
Vds¼ 500mV, we recorded a maximal on-current of 25 lA
(5.94 lA lm1) and an off-current smaller than 5 pA
(1.18 pA lm1), resulting in a current on/off ratio of
2 106 in the 64V top-gate voltage range. Subthreshold
swing is 500mV/dec, reaching 150mV/dec for some of
our devices. In the inset of Fig. 2(b) we present the depend-
ence of drain-source current Ids on drain source bias Vds for
different top-gate voltages, indicating efficient local-gate
control of the channel resistance.
After basic characterization of the transistors we connect
them in the amplifier circuit, as shown in Fig. 3(a). In this
letter, we demonstrate an integrated common-source analog
amplifier that basically has a function of amplifying small
AC signal with negative gain jGj> 1. We have already dem-
onstrated that a different device with the same layout could
operate as a digital circuit.14 This circuit consists of two tran-
sistors connected in series, where one acts as a “switch”
(lower one in Fig. 3(a)) and the other one acts as an active
“load” (upper one in Fig. 3(a)). The gate of one of the tran-
sistors (“switch” transistor) acts as input, whereas the gate of
the other (“load” transistor) is connected with the central
lead and acts as the output (Fig. 3(b)). Power supply of the
amplifier VDD is set to be 2V. The DC transfer characteristic
of the amplifier based on the transistor from Fig. 2 acting as
a “load” is shown in Fig. 3(c). When a small AC signal Vin-
AC is superimposed on the DC bias Vgs at the input, Vin ¼
Vgs þVinAC, then under the right circumstances the transis-
tor circuit can act as a linear amplifier. The transistor is first
biased at a certain DC gate voltage to establish a desired cur-
rent in the circuit, shown as the Q-point in Fig. 3(c). A small
sinusoidal AC signal Vin-AC of amplitude DVin/2 is then
superimposed on the gate bias on the input, causing the out-
put voltage Vout to oscillate synchronously with a phase dif-
ference of 180 with respect to Vin-AC. The steepest region of
the Vout-Vgs curve can be approximated by a straight line
(red line in the Fig. 3(c)) where the slope represents the volt-
age gain G of the amplifier. In this case the gain of our am-
plifier is jGj> 4. It is important to note that for practical
applications, a gain higher than 1 is desired.
FIG. 4. Demonstration of the small-signal amplifier operation. On the input terminal of the amplifier, a sinusoidal signal Vin-AC of amplitude DVin¼ 100mV and
frequencies of (a) 30Hz and (b) 2000Hz is applied with DC bias of Vgs¼ 0V, resulting in an amplified sinusoidal signal on the output. The output signal is shifted
in phase for 180 with respect to the input signal, in agreement with the standard characteristic of common-source amplifiers. (c) Voltage gain dependence on fre-
quency of the small input signal. Voltage gain |G|¼DVout/DVin up to 100Hz frequency of the input signal is4 and decreases with increasing frequency.
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To allow for maximum output voltage swing, the
Q-point should be positioned approximately in the middle of
the steepest region of the transfer characteristic in Fig. 3(c).
We achieve this by applying a DC bias of Vgs¼ 0V to the
top gate of our “switch” transistor and superposing AC sig-
nals Vin-AC of different frequencies on this gate bias. We
have applied small AC signal of 100mV amplitude with fre-
quency ranging from 30 to 2000Hz shown in Figs. 4(a) and
4(b), respectively. It is important to notice that the AC signal
is amplified and shifted in phase for 180, in agreement with
the standard characteristic of common-source amplifiers. As
shown in Fig. 4(c) we performed measurements up to 2 kHz
preserving the voltage gain higher than 1. For small frequen-
cies (30Hz) we can see that the gain jGj ¼DVout/DVin is
larger than 4. By increasing the frequency, the gain is
reduced, reaching 1 at 2000Hz. This is due to the influence
of high parasitic capacitances and fringing fields that can be
decreased by further circuit engineering, and by improving
the device transconductance.
We have fabricated single-transistor amplifier as well,
where the role of “load” plays a resistor of 30MX (see sup-
plementary material20). The device consists of one transistor
fabricated on monolayer MoS2 flake connected in series with
an off-chip load resistor. For some of our devices by using
different load resistors and bias voltages VDD we were able
to extract voltage gain G larger than 10.
In conclusion, we have demonstrated an integrated
small-signal analog amplifier based on single-layer MoS2
filed-effect transistors. The amplifier is built using top gated
MoS2 transistors connected in series, which, with appropri-
ate wiring, form an amplifier circuit with negative gain. Our
amplifier exhibits a small-signal voltage gain higher than 4
and reaching 10 in the single-transistor configuration, sur-
passing graphene-based two-dimensional amplifiers.21 Oper-
ation of amplifiers with frequencies up to 2 kHz has been
shown, with gain higher than 1 and no signal distortion.
The frequency range can be further extended by decreasing
parasitic capacitances of contacts, using exclusively on-chip
wiring to connect the transistor gates and improving transis-
tor transconductances. With a possibility of large scale pro-
duction by solution-based processing or large-scale growth
of MoS2 thin films
22 and the high mechanical strength of
single-layer MoS2,
15 our result could be very important for
the realization of low cost and flexible small-signal ampli-
fiers of new generation with higher integration densities.
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